



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/567,357	02/06/2006	Kazuhito Tanaka	P29233	1320
52123 7590 01/02/2009 GREENBLUM & BERNSTEIN, P.L.C. 1950 ROLAND CLARKE PLACE RESTON, VA 20191				
EXAMINER MORRIS, JOEIN J				
ART UNIT 4147		PAPER NUMBER		
NOTIFICATION DATE 01/02/2009		DELIVERY MODE ELECTRONIC		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

gbpatent@gbpatent.com
pto@gbpatent.com

Office Action Summary

Application No.

10/567,357

Applicant(s)

TANAKA ET AL.

Examiner

JOHN J. MORRIS

Art Unit

4147

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☐ Responsive to communication(s) filed on ____.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-24 is/are pending in the application.
- 4a) Of the above claim(s) ____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) ____ is/are allowed.
- 6) ☒ Claim(s) 1-24 is/are rejected.
- 7) ☐ Claim(s) ____ is/are objected to.
- 8) ☐ Claim(s) ____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on ____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. ____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO/SF/DE)
Paper No(s)/Mail Date 09/11/2007, 05/23/2006
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. ____
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: ____

DETAILED ACTION

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claim 1, 2, 5-7, 13-18, and 20-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kubota et al. (US Pat# 6288699 B1/ or "*Kubota*" *hereinafter*) in view of Iwami (US Pat# 6559603 B2).

For **claim 1**, Kubota teaches a clock signal generator that generates a clock signal (Kubota, column 8, lines 1-2). Kubota teaches the use of a clock signal, therefore there must be a clock signal generator. Kubota also teaches a phase adjusting device that adjusts the phase of the clock signal (Kubota, column 9, lines 39-53). Kubota also teaches a test signal generator (Kubota, column 9, lines 39-53). Kubota teaches generating detecting signals which are the same as test signals. Kubota also teaches a serial data generator that generates serial data according to an image to be displayed (Kubota, column 7, lines 19-26, and figure 1). Kubota teaches a signal video data line (RGB signal) which is then used to generate a signal video data line (DAT). The use of a single line implies serial data. Kubota does not specifically teach a latch failure detector; however, Kubota teaches a phase adjusting circuit meant to correct the phase difference

between the data and the clock. This phase difference is the cause of a latch failure; therefore detecting a phase difference in the phase adjusting circuit is the same as detecting a latch failure.

Kubota does not teach a plurality of discharge cells; however, in the same field of endeavor, Iwami teaches a display device with a plurality of discharge cells (Iwami, column 1, lines 23-28). Iwami also teaches a data driver that selectively applies a drive pulse to the plurality of cells (Iwami, figure 2).

It would have been obvious to one of ordinary skill in the art at the time of the invention to modify Kubota with Iwami because both deal with display devices and the addition of Iwami would allow Kubota to be used in plasma displays, which could improve the image quality of plasma displays and versatility of Kubota.

For **claim 2**, Kubota teaches a data driver that includes a plurality of data driver units (Kubota, figure 4). Iwami also teaches a data driver with a plurality of data driver units (Iwami, figure 5, item 22).

For **claim 5**, Kubota teaches adjusting the phase of the clock signal at predetermined intervals (Kubota, column 14, lines 30-34).

For **claim 6**, Kubota teaches a phase adjusting period at intervals of a plurality of fields (Kubota, figure 10).

For **claim 7**, Kubota teaches that the phase adjustment period could include a plurality of adjustment periods (Kubota, column 11, lines 25-31). Kubota does not specifically state that the phase adjustment device would continue from the beginning of the next period; however, the examiner takes official notice that it is well known that if the phase adjustment devices are not finished in one adjustment period then it will continue from the beginning of the next period because the phase adjustment does complete without breaks in-between. The examiner also takes official notice that a Phase Locked Loop (PLL) will adjust the phase of a signal in multiple periods and the phase adjustment will continue from the beginning of the next period if it did not finish and it is well known in the art. It would have been obvious to one of ordinary skill in the art to modify Kubota's system with the known technique of the phase adjustment device would continue from the beginning of the next period since this would allow for the phase adjustment to be completed faster.

For **claim 13**, Kubota teaches a buffer in the device (Kubota, figure 1). It would have been obvious to use the buffer for the clock signal as well. Kubota also teaches a plurality of delay elements that sequentially delay said clock signal by a predetermined delay amount (Kubota, column 3 line 61 - column 4 line 6). Kubota also teaches a selector that selectively outputs a plurality of clock signals (Kubota, column 11, lines 5-24, and figure 7).

For **claim 14**, Kubota teaches a delay circuit (Kubota, figure 1 and 13, column 3, lines 61-67). It would have been obvious to add more delay circuits (or reuse the same delay circuit) if one wanted delay circuits with different number of delay amounts since such a modification may only require a mere addition or replication of the delay section. Kubota also teaches selecting delay circuit and providing clock signal to the circuit (Kubota, figure 1, item 12).

For **claim 15**, Kubota teaches a phase adjustment finishing the adjustment of the phase of the clock signal by the time the clock signal is delayed by two periods (Kubota, Figure 7).

For **claim 16**, Kubota teaches a phase adjusting device that can detect that the phase of the adjusted clock signal is the optimal phase and finish the adjustment of the phase of the clock signal when it is detected that the phase of the clock signal is the optimal phase (Kubota, column 9, lines 39-53). Kubota teaches adjusting the phase to an optimum value; therefore the device must be able to detect the optimal phase.

For **claim 17**, Kubota teaches adjusting the phase of the clock to an optimum value which it has calculated (Kubota, column 9, lines 39-53). Therefore, it would have been obvious that in order to adjust the phase to an optimal value, the device must have the optimal value stored since it was not provided the optimal value from an external source. Kubota also teaches adjusting the phase when it does not affect the image display

(Kubota, column 5, lines 46-58). Therefore, it would have been obvious to do so in the write period.

For **claim 18**, Kubota teaches adjusting the phase of the clock to an optimum value which it has calculated (Kubota, column 9, lines 39-53). Therefore, it would have been obvious that in order to adjust the phase to an optimal value, the device must have the optimal value stored since it was not provided the optimal value from an external source. Kubota also teaches that the phase adjustment may take longer than one adjustment period (Kubota, column 11, lines 25-31).

For **claim 20**, Kubota teaches adjusting the phase of the clock with respect to the serial data (Kubota, column 4, lines 15-22, and figure 7 and 14).

For **claim 21**, Kubota teaches adjusting the phase of the clock to an optimum value; therefore the device must be able to detect the optimal phase of the clock (Kubota, column 9, lines 39-53). Kubota also teaches adjusting the phase of the video signal (Kubota, column 4, lines 11-14). Therefore, it would have been obvious to adjust the phase of the video signal when the clock signal is optimal.

For **claim 22**, Kubota teaches adjusting the phase to an optimum value which it has calculated (Kubota, column 9, lines 39-53). Therefore, it would have been obvious that in order to adjust the phase to an optimal value, the device must have the optimal

value stored since it was not provided the optimal value from an external source. Kubota also teaches adjusting the phase of either the video data or the clock (Kubota, column 4, lines 7-21). It is obvious that Kubota could store the phase of both clock and video data since both can be adjusted to an optimal phase. Kubota teaches adjusting the phase when it does not affect the image display (Kubota, column 5, lines 46-58). Therefore, it would have been obvious to do so in the write period.

For **claim 23**, Kubota teaches adjusting the phase to an optimum value which it has calculated (Kubota, column 9, lines 39-53). Therefore, it would have been obvious that in order to adjust the phase to an optimal value, the device must have the optimal value stored since it was not provided the optimal value from an external source. Kubota also teaches adjusting the phase of either the video data or the clock (Kubota, column 4, lines 7-21). It is obvious that Kubota could store the phase of the both the clock and video data since both can be adjusted to an optimal phase. Kubota teaches adjusting the phase when it does not affect the image display (Kubota, column 5, lines 46-58). Therefore, it would have been obvious to do so in the write period. It also would have been obvious to use the last optimal value that was stored since no new value was detected. This is so because if no new value was detected then the memory should still contain the last optimal value.

For **claim 24**, Kubota teaches adjusting the phase when it does not affect the image display (Kubota, column 5, lines 46-58). Therefore, it would have been obvious to set it to a sustain period during which light emitting of the discharge cell selected in said write period is sustained.

3. Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kubota et al. (US Pat# 6288699 B1/ or "*Kubota*" *hereinafter*) in view of Iwami (US Pat# 6559603 B2) and Haines (US Pat# 4697107).

For **claim 3**, Kubota and Iwami do not teach an open drain output; however, in the same field of endeavor, Haines teaches a plurality of latches with open-drain outputs (Haines, column 3, lines 31-36). Haines also teaches a plurality of wired-OR connections for those latches (Haines, column 3, lines 37-56).

It would have been obvious to one of ordinary skill in the art at the time of the invention to modify Kubota's phase adjustment and Iwami's display device with Haines's control circuit because open-drain outputs and wired-OR connections can simplify the circuit by requiring fewer components.

4. Claim 4, 8, and 10-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kubota et al. (US Pat# 6288699 B1/ or "*Kubota*" *hereinafter*) in view of Iwami (US Pat# 6559603 B2) and Saito (US Pub# 20010054924 A1).

For **claim 4**, Kubota and Iwami do not teach alternating the test signal pulse every clock period; however, in the same field of endeavor, Saito teaches the test signal as an alternating pulse signal that is inverted every period of the clock (Saito, page 2, paragraph [0015]). It would have been obvious to one of ordinary skill in the art at the time of the invention to modify Kubota's phase adjustment and Iwami's display device with Saito's test signal because using a test signal that alternates every period could improve the accuracy of the phase adjustment by allowing the adjustment to occur more frequently. Same problem as claim 3

For **claim 8**, Kubota teaches a latch failure detector that generates a latch failure detection signal indicating the presence/absence of the latch failure, based on a first test signal obtained by delaying said test signal and second test signal obtained by delaying said test signal (Kubota, column 4, lines 1-6 & lines 54-59, column 10 lines 26-32). It would have been obvious to delay the test signals block clock periods because this would have been a simply way to accurately delay the signals by a set period of time. Kubota teaches a detection section that detects the phase difference and a phase adjusting section that adjusts the phase according to an instruction sent from the detection section based on the result of the detection section. Kubota also teaches using two detection signals to detect the phase difference between the two. Kubota does not teach using the exclusive logical sum of the detection signals; however, in the same field of endeavor, Saito teaches taking the logical sum of delay control signals used to adjust the phase of a signal (Saito, figure 6). It would have been an obvious matter of design choice to take the exclusive

logical sum because such a modification would only require a mere change of the logic gate used.

For **claim 10**, Kubota teaches a detection unit that notifies the phase adjusting unit to adjust the phase of a signal (Kubota, column 10, lines 26-31). Kubota does not teach a holding circuit for the detection result; however in the same field of endeavor, Saito teaches holding the result of the detection (Saito, page 3, paragraph [0041]). Saito also teaches flip-flop circuits to hold control signals (Saito, page 6, paragraph [0084]). It is well known in the art that flip flop have reset inputs to reset the flip flop. It would have been obvious to one of ordinary skill in the art at the time of the invention to modify Kubota and Iwami with Saito because it could improve the accuracy of the phase adjustment.

For **claim 11**, Kubota teaches a detection unit that notifies the phase adjusting unit to adjust the phase of a signal (Kubota, column 10, lines 26-31). Kubota does not teach a holding circuit for the detection result; however in the same field of endeavor, Saito teaches holding the result of the detection (Saito, page 3, paragraph [0041]). Saito also teaches flip-flop circuits to hold control signals (Saito, page 6, paragraph [0084]). It is well known in the art that flip flop have reset inputs to reset the flip flop. It is also obvious to have a reset signal generating circuit if one chose to use the reset input of a flip flop because it is necessary to generate a reset signal to reset a flip flop.

For **claim 12**, Saito teaches outputting the detection result from the signal phase detection circuit to a variable delay circuit (Saito, figure 1). Therefore, it is obvious that the result of the phase detection is delayed.

5. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kubota et al. (US Pat# 6288699 B1/ or "*Kubota*" *hereinafter*) in view of Iwami (US Pat# 6559603 B2), Saito (US Pub# 20010054924 A1), and Takuwa (US Pat# 5793363).

For **claim 9**, Kubota teaches latch failure detector generates a plurality of latch failure detection signals obtained by sequentially delaying said latch failure detection signal by a predetermined delay amount to generate a logical product of said plurality of latch failure detection signals (Kubota, column 4, lines 1-21, 45-61).

Kubota does not specifically teach a logical product; however, in the same field of endeavor, Takuwa teaches using the logical product of a latch output (Takuwa, column 7, lines 56-60).

It would have been obvious to one of ordinary skill in the art at the time of the invention to modify Kubota's latch failure detector and Iwami's display device with Takuma's latch output because the addition of using a logical product could simplify the circuitry by requiring less wire to be used, since the output of a logical product can be carried on a single transmission wire.

6. Claim 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kubota et al. (US Pat# 6288699 B1/ *or "Kubota" hereinafter*) in view of Iwami (US Pat# 6559603 B2) and Someya et al. (US Pat# 6924796 B1/ *or "Someya" hereinafter*).

For **claim 19**, Kubota and Iwami do not teach setting the phase to the center of a range; however, in the same field of endeavor, Someya teaches detecting a range of valid phases and selects the midway phase as the optimum phase (Someya, column 12, lines 54-63, and abstract). It would have been obvious to one of ordinary skill in the art at the time of the invention to modify Kubota's phase adjustment and Iwami's display device with Someya's phase detection because all deal with displays and the addition of Someya might improve the image quality by setting the phase to a center of valid phases.

Conclusion

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Nakano (US Pat# 6097444) discloses a phase adjustment device. Guo (EP 0613245) discloses a digital phase shifter. Durec et al. (US Pat# 6100721) discloses a phase frequency detector.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to JOHN J. MORRIS whose telephone number is (571)270-7171. The examiner can normally be reached on Monday - Friday 7am - 3pm EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kieu-Oanh Bui can be reached on (571)272-7291. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/KIEU OANH T BUI/
Supervisory Patent Examiner, Art Unit 4147

JOHN J MORRIS
Examiner
Art Unit 4147